entity GATE is
  port (
    X:  in  std_logic ;
	Y:  in  std_logic ;
	F2: out std_logic ;
	F3: out std_logic ;
  );
end GATE ;

architecture behv of GATE is
begin
	F2 <= X or Y ;
	F3 <= not X ;
end behv; 